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Improvement of oxide quality by rapid thermal annealing i 
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(Received 26 August 1992; accepted for publication 29 May 1993) 
Rapid thermal processing with a controlled cooling ramp as a postoxidation annealing in 
nitrogen is of considerable influence on the quality of thin (6 nm) thermal oxides. We studied 
how the annealing condition affected the electrical characteristics of the dielectrics, the 
charge-trapping properties, the gate voltage shift A V,, the flat band voltage shift AV,,, the 
increase of midgap interface state density AD,, under high field stress, the charge to 
breakdown, and the breakdown field. We found that controlled cooling after oxidation improved 
the interface between silicon and silicon dioxide. The postoxidation annealing in nitrogen 
reduced the fixed charge in oxides. The above measurements were correlated. 
I. INTRODUCTION 
The scaling-down of metal-oxide-semiconductor 
(MOS) devices has caused high field induced device deg- 
radation. A more reliable dielectric insulator than conven- 
tional thermal oxides is needed and is a major concern for 
ultralarge-scale integration (ULSI) devices such as 
random-access memory (RAM) and electrically erasable 
and programmable read-only memories (EEPROM) . Ni- 
tridation of gate SiO, film with NH3 or N20 had been 
reported. to be effective in blocking impurity penetration 
and in reducing interface trap states.“2 Rapid thermal an- 
nealing after poly-Si deposition was found to be quite suc- 
cessful in yielding improved oxide qualities.3 Weinberg 
et al4 and Huang et a1.2 reduced fixed charge in oxide by 
annealing in N2 ambient after oxidation. In this work, we 
focus on the effects of post-oxidation-annealing (POA) 
and controlled cooling rate. Meanwhile, the vapor-phase 
anhydrous hydrogen fluoride (AHF) process was adopted 
for wafer cleaning. The improvement of oxide quality was 
tested by the gate voltage shift A Vo and the midgap inter- 
face state D, after constant current stress. This variation 
relates to the amount of fixed charges and interface states. 
These measurements were then correlated with the time 
dependent dielectric breakdown (TDDB) and the time 
zero dielectric breakdown (TZDB) . 
II. EXPERIMENTS 
MOS capacitors were fabricated on a 6 in. (100) 
p-type silicon wafer. A rapid thermal oxide (RTO) with a 
thickness of 6 nm was grown at a temperature of 1100 “C. 
The controlled cooling rate (20 “C/s) and rapid cooldown 
processes were applied on various samples. Postoxidation 
annealing at various temperatures (800-l 100 “C) for 60 s 
was performed. A low-pressure chemical vapor deposition 
(LPCVD) polysilicon film 440 nm thick was deposited 
and doped in POCl, at 900 “C for 30 min. The quasistatic 
capacitance-voltage (C-v> curves, after constant current 
stress - 10 mA/cm’ with different injected charges of 0.1, 
1.0, and 10.0 C/cm2, were obtained using Keithley M590 
and M595 instruments. The flat band voltage shift AV,, 
‘)Taiwan Semiconductor Manufacturing Co., Hsinchu, Taiwan, R.O.C. 
and the increase of interface state density AD, were eval- 
uated from these C-V curves. The gate voltage shifts AVG 
were measured while maintaining a constant current den- 
sity of 10 mA/cm2, through the 6 nm gate oxide as a 
function of stressing time. These results correlate with 
A VFB . The charge to breakdown (&) and the electrical 
field (Ebd) to breakdown were also studied on the various 
samples. For the & measurements (TDDB), the tests of 
0.01 cm2 capacitors were stressed with staircase current at 
a sweep increment of 0.005 mA for every second. The 
staircase voltage was used to determine the electric field to 
breakdown (TZDB). The sweep increment was 0.6 V for a 
time interval of one second. The &,* was defined as the 
field with the current 1 PA. Both measurements were in 
the accumulative mode. For composition study, secondary 
ion mass spectrometry (SIMS) was used to investigate the 
nitrogen concentration near the Si-Si02 interface. From 
the above measurements, we found that the oxide quality 
can be further improved by controlled cooling of RTO and 
POA in N,. 
111. RESULTS AND DISCUSSION 
The temperature versus time profiles used in these ex- 
periments are plotted in Fig. 1. Five samples are prepared 
by RTO at 1100 “C! and then treated differently in cooling. 
The sample A is under rapid cooldown process, and the 
others were cooled down at a rate of 20 “C/s. The post- 
oxidation annealing in N2 at different temperatures was 
also applied to samples C and D. Sample E was treated 
with a similar heat profile to sample D except POA was in 
Ar instead of N2. The quasistatic C-V curves after 0, 0.1, 
1.0, and 10 C/cm2 electron injection for these five samples 
were then measured. The C-V curves of sample D are 
shown in Fig. 2. A different degree of distortions and neg- 
ative flatband shifts are observed in GV curves after the 
stress. This indicates the existence of interface states and 
the oxide’s trapped charges generated by current stress. 
These results directly demonstrate that the generation of 
the interface states and fixed charges of oxide depends on 
annealing conditions. Of the five samples, the smallest neg- 
ative shift and distortion is found in sample D. This small 
degradation is as good a result as the oxynitride gate di- 
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FIG. 1. Schematic illustration of temperature vs time profile for samples 
A, B, C, D, and E. 
electric prepared by other methods.112 The flat band shifts 
AVFB are shown in Fig. 3, where we can see that controlled 
cooling (20 “C/s) of RTO for sample B reduces the flat 
band shift significantly compared to sample A of RTO 
without controlled cooling. Additionally, sample E with 
POA in Ar instead of N, exhibits the largest flat band shift. 
This might be related to the Si-Si02 interface. The sample 
with POA in Nz at 1100 “C! for 60 s has the smallest shift. 
We also believe this sample has the smallest hole trap in 
the interface and oxide. The interface state density was 
obtained by using HF-LF C-V technique. The calculated 
midgap interface state densities Died versus injected charge 
for various samples are listed in Fig. 4. Sample D has the 
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FIG. 2. Quasistatic C-V curves before and after stress (0.1, 1.0, and 10.0 
C/cm’) for sample D. 
FIG. 4. Midgap interface state after injection charge (0.1, 1.0, 5.0, and 10 
C/cm’) for various samples. 
Injected Charge (Coul./cm2) 
PIG. 3. Flatband voltage shift after injection charge (0.1, 1.0, 5.0, and 10 
C/cm’) for various samples. 
least degradation among these samples. We also observed 
that controlled cooling in N2 after RTO gave fewer inter- 
face states near Si-SiOz. This slow cooling in N2 reduces 
the strain Si-0 bond near the interface. Figures 5 (a) and 
5(b) show the SIMS depth profiles of samples A and B. By 
comparing the SiN signal in sample B to that in sample A, 
it is clearly indicated that the nitrogen rich layer near 
Si/SiOa interface of sample B was developed during con- 
trolled cooling in nitrogen.5 From the original data, the 
height of Si-N is 1O-3 the height of silicon, thus the quan- 
tity of N in the film can be roughly estimated. It is about 
2.5 x 1013 atoms/cm2. This increase of N in the Si-SiOz 
interface can also be observed in samples C and D (not 
shown in Fig. 5). Again, this nitrogen might be related to 
the least degradation on the Si-SiO, interface of sample D. 
Figure 6 shows the influence of POA on the gate voltage 
shift necessary to maintain a constant current density ( 10 
mA/cm2) as a function of injected charge. The hole trap- 
ping in oxide is indicated by a positive shift in AV, under 
negative gate stress6 Our data show that the fixed positive 
traps increase during the initial period of constant current 
stressing. Figure 6 also implies that the remarkably im- 
proved resistance against electron trap generation can be 
achieved by the POA process in N, and controlled cooling. 
Samples A, B, and E were all influenced by the electron 
trap after the injected charge near 1 C/cm*, and sample E 
E .t 
n 
l”*‘o 2 4 6 8 IO 
Injected Charge (Coul./cmz) 
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FIG. 7. Cumulative failure vs Buence under the staircase stress for sam- 
ples A, B, C, and D. 
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FIG. 5. SIMS depth profile for samples A and B. 
possessed the largest amount of electron trap among the 
samples. However, the electron trap influence was not ob- 
served in the other samples with POA. The hole trap states 
remained constant for samples C and D after stressed by 
the injected charge 3 C/cm’. There was no further increase 
in positive fixed charge of the oxide. We believe the POA in 
Injected Charge (Coul./cm2) 
FIG. 6. Gate voltage shift AV, under constant current stress (- 10 
mA/cm*) for samples A, B, C, D, and E. 
N, improves the quality of thin oxides. Sample D not only 
has the smallest shift in AV, among the five samples, but 
also has the highest concentration of N in the oxide and 
near the Si-SiO, interface. It explains why a high concen- 
tration of N prevents the electron trap generation in the 
oxide and reduces the interface state generation in Si-SiO? 
during stress. 
From the above C-V and AV, measurements, we ob- 
served that the controlled cooling of RTO improves the 
Si-SiO, interface. The POA in Nz enhances the N concen- 
tration in the oxide, reduces the fixed charge in the oxide, 
and increases the electron-trap-generation resistance. 
Next we would like to correlate these conclusions to 
the measurements of the charge to breakdown and the elec- 
tric field to breakdown. Figure 7 shows the cumulative 
failure versus fluence under the staircase stress. Samples C 
and D initially have low cumulative failure. This defect- 
related part of plot shows a sudden decrease by comparing 
samples C and D to samples A and B. Generated defects in 
oxide can be reduced by the increase of nitrogen during the 
POA in N, treatment. The sudden increase of cumulative 
failures around 3 C/cm2 is due to the intrinsic breakdown. 
Sample D has the best Qbd performance. It is consistent 
with the measurements of C-V and A V,. Figure 8 demon- 
strates the failure percentage vs Ebd under the staircase 
voltage stress. The percentage values at 11 MV/cm vary 
slightly for samples B, C, and D. By comparing these val- 
ues to those of sample A, the improvement in the failure 
percentage is readily observed. The large change of failure 
percentage at low-field might be related to controlled cool- 
ing of RTO. This process is more likely to provide a good 
Si-SiO, interface and, consequently, to improve the yield of 
devices. 
IV. CONCLUSIONS 
The electrical characteristics of thin oxides after vari- 
ous fabrication processes have been studied. Sample D with 
a controlled cooling rate of 20 “C/s and POA in N, at 
ambient temperature of 1100 “C! for 60 s provides data dis- 
tinct from the other samples. It gives the smallest distor- 
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FIG. 8. Histogram of failure percentage vs breakdown electric field for 
samples A, B, C, and D. 
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tion in C-V, Di,, , and AV, and has best performance in 
Qbd and Ebd . The controlled cooling of RTO improves the 
formation of the Si-Si02 interface. This is also shown by 
D itm, A vrb, and faihre percentage of &,d. The POA pro- 
cess in N2 reduces the fixed charge in the oxides. The mea- 
surements of AV, and the cumulative failure of Qbd sup- 
port this conclusion. The POA in N, also increases the 
resistance of electron trap generation during stress. These 
are certainly related to the accumulation of N, as indicated 
by SIMS measurements. 
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